

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION, @ 2017 ALL RIGHT RESERVED.

NOTES:
1. HSF Property: Comply iSupplier system HSF property attribute up-to-date value.

LAIKA
INTEL ICE LAKE-U 15W
MV
WLAN
2020.01.16

BIOS

BUILD_ID	BUILD_ID1	BUILD_ID0
H	R4609 : 1	R4610 : 1
L	R4606 : 0	R4607 : 0
DB	0	0
SI	0	1
PV	1	0
MV	1	1

BOARD_ID	BOARD_ID0	BOARD_ID1	BOARD_ID2
H	R4616 : 1	R4619 : 1	R4617 : 1
L	R4620 : 0	R4621 : 0	R4618 : 0
WLAN	0	0	0
WWAN	0	0	1

EC

Phase_ID	SI	DB	PV / MV
R326	10K_short	10K_short	10K_open
R327	10K_open	10K_short	10K_short
	3V	1.5V	0V

Marking	Description
I	Install
NI	Non-install
PROTO	Proto-type
MP	Mass Production
TAA	Install for TAA
CRITICAL	Critical Parts

21-OCT-2002		
DATE	CHANGE NO.	REV

Index

1 COVER
2 index
3 Block Diagram
4 Power Procedure
5 seletor
6 STORAGE MODE
7 Charger_ISL9241
8 Barrel/PD select
9 P5V0DS (TPD5139)
10 P3V3DS (SYV126B)
11 DDRQ_SY8310R
12 P2V5 (RT8097A)
13 P1V8DS (RT8068A)
14 PVNN_P1V05_APW8738A_RESERVE
15 CPU VR controller_RT3613EB
16 PVCORE_MOS
17 BTO TABLE
18 PVCCIN_AUX (MP2941)
19 Power Load SW1
20 CPU Power Load SW (Volume)
21 ENABLE PIN
22 Thermal & FAN_BigCore
23 CPU-1 DDR
24 SPI ROM
25 CPU-2 SPI,SMBUS,System Sequence
26 CPU-3 GPIO
27 CPU-4 GPIO,CNVI
28 CPU-5 MISC
29 CPU-6 PCIe,USB
30 CPU-7 RTC, AUDIO, SATA
31 CPU-8 CLOCK, RESERVED
32 CPU-9 DP
33 CPU-10 POWER I/O
34 CPU-11 Power1
35 CPU-12 Power2
36 CPU-13 GND

POWER


37 CPU-14 STRAP
38 CPU-15 STRAP 1
39 CPU-16 STRAP2
40 DDR4_SO-DIMM0
41 DDR4_SO-DIMM1
42 EC_IT5571
43 KB conn & LED
44 40PIN EDP+CAM+TOUCH
45 SSD_M2_2280_S3_M-Key
46 TI_TPS659875_TBT
47 Type-C CNTR
48 TypeC_w/o re-timer
49 USB3.0 conn
50 USB3 Charger
51 TPM 2.0
52 Audio_Codec_ALC3258
53 Wlan_M2_2230_NGFF_E-Key
54 Card Reader
55 TouchPad & Screw (Intel)
56 Accelerometer-2D(MB)
57 FINGER PRINTER
58 Finger Clip
59 HDMI RETIMER 2.0 PS8409
60 HDMI_KBL
61 NGFF - WWAN(X360 ONLY)
62 MB to DB conn(X360)
63 EMI Solution
64 RF solution
65 DEBUG PORT / ESPI DEBUG CNTR
66 SCREW
67 small board
68 Audio USB &LID Board
69 USB3.0 re-driver(PS8713)(X360 only)
70 USB3.0 conn(X360 only)
71 DB3_G-Sensor and MAG(Sensor BD)


INVENTEC

TITLE MODEL,PROJECT,FUNCTION
INDEX

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 2 of 23			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX





INVENTEC

TITLE MODEL, PROJECT, FUNCTION
Block Diagram


SIZE CODE DOC NUMBER REV
A3 CS 1310xxxxx-0-0 X01

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX

SHEET 4 of 73

SELETOR

VER.04_20171113



INVENTEC

TITLE

MODEL, Diagram, FUNCTION

SIZE A3

CODE CS


DOC NUMBER 1310xxxxx-0-0

REV X01


SHEET 5 of 73


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

VER.01_20170918



SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET 6 of 73			





INVENTEC

TITLE

MODEL,PROJECT,FUNCTION

Block Diagram

SIZE A3


CODE CS

DOC NUMBER 1310xxxxx-0-0

REV X01

SHEET 8 of 73


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX



INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET 5 of 73			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX



R60110
3 CELL BATTERY 76.8K
2 CELL BATTERY 97.6K

INVENTEC

TITLE

MODEL,PROJECT,FUNCTION
Block Diagram

SIZE
A3


CODE
CS

DOC NUMBER
1310xxxxx-0-0

REV
X01

SHEET
10 of 73

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX




INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 12 of 73			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX



		IA				AUX			PL(W)	
ICL	Thermal sku	IccMax (A)	I PL2 (A)	I dI (A)	LL (mΩ)	IccMax (A)	I PL2 (A)	I dI (A)	PL1	PL2
U42	Baseline	54	25	46	2	32	14	12.8	15	46
U42	Performance	70	39	46	2	32	14	12.8	15	61
U22	Baseline/ Performance	55	30	46	2	32	14	12.8	15	50

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET 15 of 73			


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

Ice Lake	2 phase	3 phase
R66013	2.61K (6013A008810M)	3.09K
R66014	3.01K (6013A008810W)	2.74K
R66017	2.61K (6013A008810M)	3.09K
R66022	2.61K (6013A008810M)	3.09K
R66027	3.01K (6013A008810W)	2.74K
R66033	2.61K (6013A008810M)	3.09K
R66043	27.4K (6013A0014401)	30K
R66088	1.15K (6013B0108301)	1.18K
R66092	3.65K (6013A0088207)	3.24K
R66094	1.37K (6013B0124201)	1.33K
R66095	60.4K (6013A0073401)	100K
R66151	2.05K (6013A008810B)	3.6K
R66152	18.7K (6013A0017101)	17.4K
R66154	28.7K (6013A0017401)	24.3K
R66198	27.4K (6013A0014401)	16.9K
R66035	NI	2.2
R66039	NI	5.1
R66040	NI	0
R66041	NI	100K
C66035	NI	0.1UF
C66039	NI	1UF
C66030	NI	10UF
C66031	NI	10UF
R66030	NI	SHORT_0402_15
R66031	NI	SHORT_0402_15
U66030	NI	RT9610CGQW
Q66030	NI	AONY36352
L66030	NI	PCME063T-R24MS1R195
PAD66030	NI	I
R66024	NI	3.09K
R66032	NI	680
R66034	NI	2.74K
R66037	NI	3.09K
C66033	NI	0.1UF
C66034	NI	0.1UF
R66044	10K (60130B1030ZT)	NI
R66045	10K (60130B1030ZT)	NI
C66099	NI	15UF_25V (6010B0185101)


INVENTEC


TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310XXXX-0-0	REV X01
SHEET 17 of 73			

CHANGE by PCB P/N	XXX 60XXXXXXXXXX	DATE PCB VER	21-OCT-2002 XXX
----------------------	---------------------	-----------------	--------------------



WWAN SKU






Differences between Power Maps

Volume	Premium
VccSTG and VccST are merged and gated by SLP_S4#	VccSTG gated by {CPU_C10_GATE#}
VccPLL_OC is supplied directly from VDDQ	VccPLL_OC is supplied from VDDQ through a load switch
VCC1P8A on the CPU is supplied directly by V1.8A	VCC1P8A is supplied from V1.8A and gated by CPU_C10_GATE #
VCC_VNNEXT_1P05 is not used	VCC_VNNEXT_1P05 is supplied by small dedicated VNN VR to bypass PCH FIVR during light load
VCC_V1P05EXT_1P05 is not used	VCC_V1P05EXT_1P05 is supplied by small dedicated V1.05A VR to bypass PCH FIVR during light load
Various system devices share load switches	Various system devices have their own Independent load switches



INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 20 of 73			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX




REFER PDG Figure 265.



INVENTEC			
TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET		of 21	73

CHANGE by	XXXX	DATE	
PCB P/N	6PN6xxxxxxx	PCB VER	XVER-2002

VER.04_20171011




CPU SIDE



FAN SIDE

CHANGE by	XENG>	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XVER>



CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

CPU-2

SPI SMBUS SYSTEM SEQUENCE

D

C

B

A





Figure 6-85. VCCSPI Voltage (3.3V or 1.8V) Selection



6.12.2.6 VCCSPI Voltage (3.3V or 1.8V) Selection

The VCCSPI voltage (3.3V or 1.8V) is selected via a hard strap on the INTRUDER#.

This strap sets the SPI interface signaling voltage at the rising edge of RTCRST#. Designers should strap this pin to match the expected interface operational voltage for their target SPI device as follows.

0 = SPI interface operation voltage is 3.3V (ground through a 10kohm resistor)

1 = SPI interface operation voltage is 1.8V (pulled up with 1 Mohm to VCCRTC)


INVENTEC

TITLE
MCP2250 SPI/SMBUS SYSTEM SEQUENCE

SIZE A3 CODE CS DOCNUMBER 1310XXXX-0-0 REV X01
SHEET 25 of 73

CHANGE by XXX DATE 21-OCT-2002
PCB PIN PCB VER XXX

CPU-3 GPIO



REFERENCE NUMBER:4500~4699







D

C


R

A

CPU-5 MISC



CPU-6 PCIE, USB



INVENTEC



TITLE
MC26-PCIE1&CUSE

SIZE A3 CODE CS DOC NUMBER 1310XXXX-0-0 REV X01

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60XXXXXXXXXX PCB VER XXX

SHEET 29 of 73


CPU-7 RTC, AUDIO, SATA




INVENTEC				
TITLE				
MODEL PROJECT FUNCTION				
MCP7-RTC & AUDIO & SATA				
SIZE	CODE	DOC NUMBER	REV	
A3	CS	1310xxxx-0-0	X01	
SHEET 30 of 73				


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

CLOCK, RESERVED



Platform Workaround:

- 31 




CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

A



SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		32 of 73	

CPU-10 POWER I/O



INVENTEC

TITLE
MPC97POWER TO FUNCTION









SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXXX-0-0	X01

SHEET 33 of 73

CHANGE by	DATE
XXX	21-OCT-2002

PCB P/N 60XXXXXXXXXX


CPU-11 POWER1



INVENTEC

CPU-12 POWER2

ROUTE VCCSENSE WITH 27.4OHM IMPEDANCE



PLACE IN BACK SIDE

PLACE IN BACK SIDE

PLACE IN TOP SIDE

PLACE IN TOP SIDE

PLEASE PLACE CAPS CLOSE TO CPU

PLACE IN TOP SIDE

Table 11-8. Differences between Power Maps





Volume	Premium
VccSTG gated by SLP_S3#	VccSTG gated by {CPU_C10_GATE#}
VccPLL_OC is supplied directly from VDDQ	VccPLL_OC is supplied from VDDQ through a load switch
VCC1P8A on the CPU is supplied directly by V1.8A	VCC1P8A is supplied from V1.8A and gated by CPU_C10_GATE #
VCC_VNNEXT_1P05 is not used	VCC_VNNEXT_1P05 is supplied by small dedicated VNN VR to bypass PCH FIVR during light load
VCC_V1P05EXT_1P05 is not used	VCC_V1P05EXT_1P05 is supplied by small dedicated V1.05A VR to bypass PCH FIVR during light load

INVENTEC

TITLE			
MONTELLI POWER2, FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXX-0-0	X01
SHEET 35 of 73			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60XXXXXXXXXX	PCB VER	XXX

CPU-13 GND




REFERENCE:4500~4949

INVENTEC

TITLE			
MODEL PROJECT,FUNCTION			
MCP12-GND			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET 36 of 73			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60XXXXXXXXXX	PCB VER	XXX

CPU-14 STRAP



INVENTEC

TITLE

MODEL,PROJECT,FUNCTION

Block Diagram

SIZE

A3

CODE

CS

DOC NUMBER

1310xxxxx-0-0

REV


X01

SHEET


37 of 73

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX


CPU-14 STRAP 1




EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED
1:(DEFAULT) NORMAL OPERATION; NO STALL
0:STALL




ALLOW THE USE OF NOA ON LOCKED UNITS
1: DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS
0: ENABLED; NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT




NO SVID PROTOCOL CAPABLE VR CONNECTED
1:VRS SUPPORTING SVID PROTOCOL ARE PRESENT
0:NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY



SAFE MODE BOOT
1: POWER FEATURES ACTIVATED DURING RESET
0: POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED




M.2 CNVI MODES
LOW-> INTEGRATED CNVI ENABLE
HIGH-> INTEGRATED CNVI DISABLE
NO INTERNAL PUPD



MAF/SAF STRAP
LOW-> MAF ENABLE
HIGH-> SAF ENABLE
WEAK INTERNAL PD 20K




PMSYNC AYNC MODE- PM SYNC
1'- (DEFAULT)SYNCHRONOUS (1 24 MHZ CYCLE PER BIT)
0'- ASYNC - 4-24MHZ CYCLES PER BIT




PM SYNC LEGACY
THIS STRAP IS NEW IN SKL. IT TELL THE CPU THAT IT IS CONNECTED PCH SUPPORTING OLDER VERSION OF PMSYNC PROTOCOL. IN LEGACY MORE CPU DOESNT WAIT FOR EPOC MESSAGE FROM THE PCH
1'- (DEFAULT) PMSYNC 2.0
0'- LEGACY



PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)
0 : ENABLED
SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
1 : DISABLED




DISPLAY PORT PRESENCE STRAP
0: ENABLED
EMBEDDED DISPLAY PORT
1: DISABLED
NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT




VCCDSW_3P3 power well
3V SELECT STRAP
LOW-> 3.3V +/-5%
HIGH->3.0V +/-5%

To be check??

STRAP/GPIO NAME	DEFAULT CONFIG REQUIRED	CONFIG CHANGE IF REQ
SATA_HOT_PLUG	OPEN(NO HOT PLUG)	CLOSED(HOT PLUG)
BIOS RECOVERY	OPEN(NO BIOS REC)	CLOSED (BIOS REC)




TBT LSX #2 PINS VCCIO CONFIGURATION
HIGH: 3.3V
LOW: 1.8V
NO INTERNAL PUPD




Notes:
1. An external pull-up resistor is required if the pin is used as HDMI Display I2C, instead of TBT_LSx.
2. This signal is in the primary well.

TBT LSX #3 PINS VCCIO CONFIGURATION
HIGH: 3.3V
LOW: 1.8V
NO INTERNAL PUPD



INVENTEC





[illegible][illegible][illegible]

AC-IN LED

CONNECTOR KEY BOARD 200~299

INVENTEC




TITLE		MODEL,PROJECT,FUNCTION	
		KB CONN & LED	
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		43 of 73	



LOCATION 3000 ~ 3049
VER.14_20171119

LOCATION 3000 ~ 3049
VER.14_20171119

eDP



eDP




WEBCAM

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION LVDS			
SIZE C	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		of 44	73

CHANGE by	XXX	DATE		SIZE C	CODE CS	DOC NUMBER 1310-xxxxx-0-0	REV X01
PCB PIN	60	PCB VER 2	01	SHEET	of	44	73

REFERENCE NUMBER:1900~1949
SUPPORT INTEL TETON GLACIER



A3	CS		
SHEET		of 45	73


F	
E	
D	
C	
B	



A



A





ICL DP ALTERNATE MODE W/O RE-TIMER

TYPE C CONNECTOR

SOC

PD



INVENTEC


TITLE
MODEL, PROJECT, FUNCTION
Block Diagram

SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01



CHANGE by	DATE	PCB VER
XXX	21-OCT-2002	XXX

SHEET 48 of 73

USB3.0 CONN



TOP X2, Bottom x2



INVENTEC


TITLE			
MODEL, PROJECT, FUNCTION			
USB 3.0 CONN & M/B TO D/B CONN			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
CHANGE by		DATE	
PCB P/N		PCB VER	
6PNSxxxxxxx		XVER	2002
SHEET		of 49	73

USB3.0 CHARGER

INVENTEC

CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	DOC NUMBER	1310XXXX-0-0	REV	X01
PCB P/N	60XXXXXXXXXX	PCB VER	XXX	SHEET	50	of	73				

TPM2.0



INVENTEC




TITLE
MODEL,PROJECT,FUNCTION Block Diagram

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
------------	------------	-----------------------------	------------

SHEET 51 of 73

CHANGE by	XJENG>	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XVER>

Audio Codec



INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION			
LVSIS			
SIZE	CODE	DOCNUMBER	REV
CS	CS	1310xxxx-0-0	X01
SHEET	= 52		73

CHANGED	XXX	DATE	2023/08/27
PCB PIN	6039B0102801	PCB VER	1.0

D





C

B

A

CHANGE by	XXX	DATE	
PCR PIN	609CXXXXXXXX	PCR VER	VVER-DOCT 2002



Symbol	Description	Min.	Max.	Unit
T _{AUXMAIN}	Power-on timing between AUX_PWR to MAIN_PWR	0	100	μs

SHEET 54 of 73

F
E
D
C
B



C


B

A

1	VDD POWER SUPPLY VOLTAGE
2	DATA PS/2 DATA
3	CLK PS/2 CLOCK
4	GND
5	I2C CLOCK
6	I2C DATA
7	I2C INT
8	TOUCHPAD ENABLE/DISABLE

CHANGE b	xxx	DATE	21-OCT-2002	SIZE	A3	CODE	CS	DOC NUMBER	1310xxxxx-0-0	REV	X01
PCB P/N	60xxxxxxxxxxx	PCB VER	xxx	SHEET	55	of		73			

EC SIDE




PCH SIDE



- Motion-activated functions
- Display orientation
- Shake control
- Pedometer
- Gaming and virtual reality input devices
- Impact recognition and logging

Sensor Debug Port




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION CAMERA			
SIZE A3	CODE CS	DWG NUMBER 1310xxxxx-0-0	REV X01
SHEET		56 of 73	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

FINGER PRINTER



Pin Define	
PIN 1	3.3v
PIN 2	3.3V
PIN 3	D-
PIN 4	D+
PIN 5	GND
PIN 6	LOCK_N
PIN 7	FPR_OFF
PIN 8	Lid-Close

INVENTEC

FINGER CLIP FOR MEMORY

6053B1063701

DDR

SSD

INVENTEC


MODEL,PROJECT,FUNCTION
Block Diagram

CHANGED	xxx	DATE	21-OCT-2002	SUB	CODE	DOCNUMBER	REV
PCB PIN	60xxxxxxxxxx	PCB VER	xxx	AS	CS	1310xxxx-D-0	X01
				SHEET	88	= 91	

A



HDMI



INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
HDMI_CONN			
SIZE A3	CODE CS	DOC NUMBER 1310xxxx-0-0	REV X01
SHEET 60 of 73			

CHANGE by	X<ENG>	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	X<VER>

X360
M.2 WWAN


INVENTEC

CHANGED	XXX	DATE	21-OCT-2002
PCB PIN	60XXXXXXXXXX	PCB VER	XXX


TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SHEET	CODE	DOCNUMBER	REV
01	CS	13100XXXX-D-0	X01
SHEET	SI	#	21

MB TO USB AUDIO BOARD CONN

MB TO USB&AUDIO




LID SW 2



RF SOLUTION


LOCATION: 7500 - 7599





DEBUG PORT / ESPI DEBUG CNTR

DEBUG PORT

DB	MB	PIN DEFINE
22	1	P3V3A
6	2	LPC_FRAME_ESPI_CS#
7	3	LPC_ESPI_IO<3>
8	4	LPC_ESPI_IO<2>
9	5	LPC_ESPI_IO<1>
10	6	LPC_ESPI_IO<0>
11	7	ESPI_CLK_33MHz
12	8	ESPI_RST_N
16	9	EC_RST#
3	10	DGND
28	11	UART_HEADER_TXD
29	12	UART_HEADER_RXD




TACK SWITCH



板端型号:
6712K-Y12N-07L

MB端
PIN针面在下
④



PIN 30

PIN 1

DB端
PIN针面在下

①②③⑤

1. CONN下边缘点胶
2. 铁壳穿拉带（一体式）
3. 醋酸搭铁壳约1.5mm包覆
4. 正面居中贴标签

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET 65 of 73			

CHANGE by	XXX	DATE	21-OCT-2002
PCB PIN	60xxxxxxxxxx	PCB VER	XXX

SCREW HOLE

CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	DOC NUMBER	1310XXXX-0-0	REV	X01
PCB P/N	60XXXXXXXXXX	PCB VER	XXX	SHEET	66	of	73				

INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION, ALL RIGHT RESERVED.

NOTES:
1.HSF Property:Comply iSupplier system HSF property attribute up-to-date value.


SMALL BOARD

21-OCT-2002		A
DATE	CHANGE NO.	REV



DESIGN/ DRAWER	SEB CHANG	DATE	21-OCT-2002
CHECK	SEB CHANG		
APPROVAL	CHO ADAM		
FILE NAME	F:\INVENTA\TOUCH SCREEN\BP&D		
PCB PN	60XXXXXXXXXX	PCB VER	XXX

INVENTEC			
TITLE MODEL,PROJECT,FUNCTION			
SIZE A3	CODE CS	DOC NUMBER 13100XXXXX-D-B	REV X01
SHEET 67 of 73			


USB BOARD VER.09_20171109
LOCATION: 9000~9200



COMBO JACK



SI 09/17




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block		Diagram	
SIZE A3	CODE CS	DOC.NUMBER 1310xxxx-0-0	REV X01
SHEET		of 68	73

USB3.0 re-driver

LOCATION: 9000~9200



INVENTEC

TITLE

MODEL,PROJECT,FUNCTION

USB 3.0 CONN & M/B TO D/B CONN

SIZE A3

CODE CS

DOCNUMBER 1310xxxxx-0-0

REV X01

CHANGE by XXXX

DATE

PCB P/N 6PN6xxxxxxx



PCB VER

XVER OCT-2002

SHEET of 69 73

LOCATION 2400~2499



LOCATION: 9000~9200




INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
USB 3.0 CONN & M/B TO D/B CONN			
SIZE A3	CODE CS	DOC. NUMBER 1310xxxx-0-0	REV X01
SHEET		of 70	73

I = Monut
NI = No Monut



I = Monut
NI = No Monut




Ⓢ V_{DS} = 1.8 V, T = 25 °C unless otherwise noted

Symbol	Parameter	Test conditions	Min.	Type ⁽¹⁾	Max.
V _{DD}	Supply voltage		1.71	1.8	2.0
V _{DD} (IO)	Power supply for IO		1.62		3.8
I _{DDP}	Onprocessor and accelerometer current consumption in high-performance mode	ODR = 1.6 kHz		0.85	
	Onprocessor and accelerometer current consumption in normal mode	ODR = 204 Hz		0.48	
I _{DDA}	Onprocessor and accelerometer current consumption in low-power mode	ODR = 512 Hz		0.29	

The transaction on the bus is initiated through a START (ST) signal. A START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH after a delay of 100 ns. The START condition is used to initiate a data transfer between the master and slave. The master transmits the address of the device in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits with its own address. If they match, the device completes the first seven bits and then transmits the eighth bit. If they don't, the device continues to wait for the master.

The Slave Address (S_{AD}) associated to the LMS02UL50 is 11001010. The S_{AD}08A pin is connected to modify the less significant bit of the device address, so that the S_{AD}08A pin is configured to the supply level, L_{SD} is '1' (address 11001011), while if the S_{AD}08A pin is connected to ground, L_{SD} is '0' (address 11001010). This pin should be pulled up to the correct and address after different module modules to the same PC bus.

- Tilt-compensated compasses
- Map rotation
- Intelligent power saving for handheld devices
- Gaming and virtual reality input devices



CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET 73 of 73			

INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		73 of 73	